• Call us:
  • +33 428 380 485
ARM Cortex-A32

ARM Cortex-A32

Course Family:
ARMv8-A Cortex-A CPU
SKU/Ref:
ARM_32

Course Objectives

This course aims to explain the architecture of the ARM Cortex-A32 to enable participants to efficiently design a SoC based on this CPU and develop low level software. Attendees will get a detailed understanding of the internal architecture, especially the implementation of the AArch32 V8-A specification. They will study the complex mechanisms specific to ARM V8-A processors, particularly virtualization, TrustZone and MMU.

General Information

Prerequisites

Knowledge of ARM7 or ARM9 is recommended

Duration & Attendance

  • 4 days
  • Min/max number of participants: 3-15

Location

On site/intra

Target Audience

Engineers and technicians who develop SoCs and systems based on the ARM Cortex-A32 architecture.

Program Overview

Day 1 Day 2 Day 3 Day 4
CORTEX-A32 ARCHITECTURE (2 hours) TRUSTZONE (2 hours) MEMORY MANAGEMENT UNIT- AARCH32 LPAE (1 hour) A32 INSTRUCTION SET SUMMARY (1-hour)
HARDWARE IMPLEMENTATION (2 hours) PAGE ATTRIBUTES (2 hours) SYSTEM MMU, MMU500 (1 hour) GICv4 AND LOW POWER MODES (2-hour)
INSTRUCTION PIPELINE (1 hour) MEMORY MANAGEMENT UNIT - AARCH32 SHORT DESCRIPTORS (2 hours) L1 AND L2 CACHES (2 hours) CORESIGHT DEBUG (2-hour)
INTRODUCTION TO ARM ARCHITECTURE V8- AARCH32 (2 hours) VIRTUALIZATION EXTENSIONS (1 hour) HARDWARE CACHE COHERENCY (1 hour) PERFORMANCE MONITOR (1-hour)
    EXCLUSIVE RESOURCE MANAGEMENT (1 hour) CRYPTOGRAPHY ENGINE (1-hour)
    GENERIC TIMER (1 hour)  

 

The detailed course program is available upon request. For on-site training, we can provide a customized program specifically tailored for your audience, needs, and schedule. Contact us to discuss this option.

Additional Information

Teaching Methods & Tools
Lectures with supporting slides, use of projector
Review and execution of code sequences, using GCC compiler and Lauterbach Trace32 debugger
Evaluation & Certification
Trainees are quizzed orally at the end of each chapter
Each trainee will fill out and return a training evaluation form upon completion of the training course
All attendees receive a Certificate of Completion upon completion of the training course
Technical Material
Training manuals given to attendees during training in pdf format
Attendees should bring their laptops for local access to course material (presentation, datasheets, …)
Attendees should bring their laptops for local access to course material (presentation, datasheets, …)

Complementary Products & Services

CPU Software Package (CSP) for the ARM® Cortex™-A32: implements exceptions, GIC, L1 cache, L2 cache, MMU paging and supports multicore in SMP or AMP mode. This CSP is an ideal starting point for developing engineering test software, verification software, and proprietary RTOS or bare-metal applications. Engineering test software, verification software and proprietary RTOS or bare-metal applications can be developed from this CSP

Optimized FFT: software implementation of a fixed point/floating point FFT using the NEON SIMD instruction set

 

Contact us to Learn More

Related Training Courses

CoreSight SoC-400
NEON Engine